Use of F-Code as a Very High Level Intermediate Language for DSP
نویسندگان
چکیده
Block diagram languages provide an effective approach to developing Digital Signal Processing applications. The tools that support block diagram languages use existing compilation systems to produce code. The inefficiencies of the compilation systems are compounded with inefficiencies interfacing to them. Generation of intermediate code direct from the block diagram bypasses these inefficiencies. We describe the direct generation of F-code, a very high level intermediate language developed for data parallel applications.
منابع مشابه
Assembly Code Conversion of Software-Pipelined Loop between two VLIW DSP Processors
In order to fully utilize the instruction level parallelism of VLIW DSP processors, DSP programs have to be optimized by software pipelining. Software pipelining has been studied for many years and widely implemented in optimizing compilers. However, due to the rearrangement of the original instructions, it is often very difficult to re-use or port the code of a software-pipelined loop to other...
متن کاملThe Perceptions of Language Learners across Various Proficiency Levels of Teachers’ Code-switching
Code-switching (CS), an alternation between two or more languages or language varieties, has long been researched in language education. A great number of studies by applied linguists have explored the reasons for, and the potential usages of code-switching in foreign language education over the past years. This study explores the perceptions of English language learners across various proficie...
متن کاملOn Efficiency of Transport Triggered Architectures in DSP Applications
The trend in programmable architectures for digital signal processing (DSP) is to move towards high-level language programming, which sets high requirements for compilers to efficiently exploit the instruction level parallelism in modern processors. In this paper, efficiency of transport triggered architectures (TTA) in DSP applications is discussed. The efficiency of a high-level compiler on a...
متن کاملChristian Panis Scalable DSP Core Architecture Addressing Compiler Requirements
This thesis considers the definition and design of an embedded configurable DSP (Digital Signal Processor) core architecture and will address the necessary requirements for developing an optimizing high-level language compiler. The introduction provides an overview of typical DSP core architectural features, briefly discusses the currently available DSP cores and summarizes the architectural as...
متن کاملA Study of Loop Unrolling for VLIW-based DSP Processors
With the growing popularity of DSPs and their associated applications, cost-effective software development has become a major issue. High-level language compilers are becoming more commonplace in the DSP world. While these compilers can generate correct code for DSP architectures, there remains considerable room for performance improvements. This paper addresses issues related to DSP compilatio...
متن کامل